

REMARKS

The Inventor's name

The co-inventor's name is MUTHUKUMARASWAMY, not MUTHUJUMARASWATHY.

The Declaration (*copy enclosed*) was signed correctly as "MUTHUKUMARASWAMY"

Please ensure that this inventor's name appears correctly spelled in all correspondence.

The Title

The title is amended herewith.

The Parent Case (09/166,499)

The Parent Case is issuing. The main reference used against the claims of the parent case was Gilson (USP 5,600,845). As a convenience to the Examiner, the allowed claims of the parent case, are appended ("APPENDIX") hereto:

Newly-Presented Claims

The following comments are presented as a aid (guide) to the Examiner.

Newly-presented **claim 23** recites " a block of media processor with a virtual instruction set capable of implementing a variety of multimedia algorithms incorporated on the IC chip separately from the reconfigurable logic block." Applicant believes that this is not shown in Gilson.

It should be noted that the term "media processor", rather than "multimedia processor" is used in this and some of the other claims presented herewith, because the specification mainly uses "media processor".

Main Claim 3 of the allowed/issuing parent case (see APPENDIX) recites:

3. Multimedia interface, comprising:
 - an integrated circuit (IC) chip;
 - a block of reconfigurable logic incorporated on the IC chip; and

a multimedia processor block incorporated on the IC chip separately from the reconfigurable logic;

further comprising at least one functional block selected from the group consisting of:

audio and/or video CODECs for interfacing to external analog multimedia signals;

phase locked loop (PLL) circuitry to reduce skew within various blocks within the IC chip and to synchronize to off-chip clock circuitry;

a programmable, fast serial interface core;

a programmable CPU interface core;

a programmable memory interface (PMI) core; and

power-down circuitry, in combination with one or more of these additional cores.

This claim 3 includes a reconfigurable logic block, multimedia processor block, and at least one additional functional block selected from a group of different functional blocks.

Newly-presented **claims 29, 30, 31, 33, 35** recite each of these five combinations, although certain words are deleted, and the functional block is specifically recited to be "incorporated on the IC chip". Additionally, these claims do not recite that the "media processor block" is incorporated "separately from the reconfigurable logic" because this language was apparently not afforded much patentable weight in the parent case.

Further, newly-presented **claim 29** recites "CODEC" rather than "CODECs" as recited in claim 3 of the parent case. A combination of an encoder and a decoder is usually called a "CODEC". The use of the term "CODECs" was a grammatical choice.

Newly-presented dependent **claims 32, 34 and 35** recite that the interface core is incorporated within the reconfigurable logic block. See page 14, lines 6-9 of the Specification ("the following configurable portions of the logic block"), and Figure 2. In newly-presented **claim 36**, the programmable memory interface core is incorporated within the reconfigurable logic block.

[illegible]

Gerald E. Linden 8/14/01
Gerald E. Linden 30,282 date
(561) 694-2094

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s): MUTHUKUMARASWAMY and ROSTOKER

Title: MULTIMEDIA INTERFACE HAVING A PROCESSOR AND
RECONFIGURABLE LOGIC
(As Amended Herewith)

**ADDITIONAL SHEET SHOWING
CHANGES MADE TO THE SPECIFICATION**

Replace the original title, at page 1, line 0 ("MULTIMEDIA FPGA") with:

-- MULTIMEDIA INTERFACE HAVING A PROCESSOR AND RECONFIGURABLE
LOGIC --

and please delete the docket number at the top left

Replace the paragraph at page 1, lines 2-6, with:

-- This application is a continuation of commonly-owned, copending U.S. Patent
Application No. 09/166,499 filed 10/05/98 (now USP 6,279,045, issued 8/21/01), which is a
continuation-in-part of commonly-owned, copending U.S. Patent Application No.
60/068,851 filed 12/29/97, and of commonly-owned, copending U.S. Patent Application
No. 60/068,852 filed 12/29/97, [both] all of which are incorporated in their entirety by
reference herein. --

APPENDIX

Serial No.: 09/166,499

Filed: 10/05/98

Applicant(s): MUTHUKUMARASWAMY, et al.

CLAIMS OF THE PARENT CASE (AS ALLOWED)

2. Multimedia interface, according to claim 3, wherein:
the reconfigurable logic is a field programmable gate array (FPGA).
3. Multimedia interface, comprising:
an integrated circuit (IC) chip;
a block of reconfigurable logic incorporated on the IC chip; and
a multimedia processor block incorporated on the IC chip separately from the reconfigurable logic;
further comprising at least one functional block selected from the group consisting of:
audio and/or video CODECs for interfacing to external analog multimedia signals;
phase locked loop (PLL) circuitry to reduce skew within various blocks within the IC chip
and to synchronize to off-chip clock circuitry;
a programmable, fast serial interface core;
a programmable CPU interface core;
a programmable memory interface (PMI) core; and
power-down circuitry, in combination with one or more of these additional cores.
4. Multimedia interface, according to claim 3, wherein:
the multimedia processor block is implemented with 20k-40k gates; and
the reconfigurable logic block is implemented with at least 60k gates.
5. Multimedia interface, according to claim 3,
wherein:
the at least one functional block is the CODECs; and
the CODECs is implemented with approximately 10k gates.
6. Multimedia interface, according to claim 3, wherein:
the multimedia processor block is implemented with a first number (P) of gates; and
the reconfigurable logic block is implemented with a second number (L) of gates;
wherein:
the second number (L) is at least three times greater than the first number (P).
7. Multimedia interface, according to claim 6, wherein:
the at least one functional block is the CODECs; and
the CODECs is implemented with a third number (C) of gates; and
the second number (L) is at least six times greater than the third number (C).

8. Multimedia interface, according to claim 6, wherein:
the at least one functional block is the CODECs; and
the CODECs is implemented with a third number (C) of gates; and
the first number (P) is 2-4 times greater than the third number (C).
9. Multimedia interface, according to claim 3, wherein:
the multimedia processor block is implemented with a first number (P) of gates; and
the reconfigurable logic block is implemented with a second number (L) of gates;
wherein:
the second number (L) is at least four times greater than the first number (P).
10. Multimedia interface, according to claim 9, wherein:
the at least one functional block is the CODECs; and
the CODECs is implemented with a third number (C) of gates; and
the second number (L) is at least six times greater than the third number (C).
11. Multimedia interface, according to claim 9, wherein:
the at least one functional block is the CODECs; and
the CODECs is implemented with a third number (C) of gates; and
the first number (P) is 2-4 times greater than the third number (C).
12. Multimedia interface, according to claim 3, wherein:
the multimedia processor block is implemented with a first number (P) of gates; and
the reconfigurable logic block is implemented with a second number (L) of gates;
wherein:
the second number (L) is at least five times greater than the first number (P).
13. Multimedia interface, according to claim 12, wherein:
the at least one functional block is the CODECs; and
the CODECs is implemented with a third number (C) of gates; and
the second number (L) is at least six times greater than the third number (C).
14. Multimedia interface, according to claim 12, wherein:
the at least one functional block is the CODECs; and
the CODECs is implemented with a third number (C) of gates; and
the first number (P) is 2-4 times greater than the third number (C).
15. Signal processing interface, comprising:
an integrated circuit (IC) chip;
a block of reconfigurable logic incorporated on the IC chip; and
a RISC core incorporated on the IC chip separately from the reconfigurable logic ;
further comprising at least one functional block selected from the group consisting of:
audio and/or video CODECs for interfacing to external analog multimedia signals;
phase locked loop (PLL) circuitry to reduce skew within various blocks within the IC chip
and to synchronize to off-chip clock circuitry;
a programmable, fast serial interface core;
a programmable CPU interface core;
a programmable memory interface (PMI) core; and
power-down circuitry, in combination with one or more of these additional cores .

16. Signal processing interface, according to claim 15, wherein:
the RISC core is non-reconfigurable .

21. An electronic system incorporating at least one integrated circuit (IC) chip , said IC chip comprising:

a block of reconfigurable logic incorporated on the IC chip; and
a multimedia processor block incorporated on the IC chip separately from the reconfigurable logic;
further comprising at least one functional block selected from the group consisting of:
audio and/or video CODECs for interfacing to external analog multimedia signals;
phase locked loop (PLL) circuitry to reduce skew within various blocks within the IC chip
and to synchronize to off-chip clock circuitry;
a programmable, fast serial interface core;
a programmable CPU interface core;
a programmable memory interface (PMI) core; and
power-down circuitry, in combination with one or more of these additional cores .

22. An electronic system, according to claim 21, wherein the electronic system is selected from the group consisting of general-purpose computer, telecommunication device, network device, consumer device, receiver, recorder, display device, and vehicle.

23. Multimedia interface , according to claim 3, wherein:
the multimedia processor block is non-reconfigurable.

24. An electronic system, according to claim 21, wherein:
the multimedia processor block is non-reconfigurable.

26. Multimedia interface, according to claim 27, wherein:
the reconfigurable logic is a field programmable gate array (FPGA).

27. Multimedia interface, comprising:
an integrated circuit (IC) chip;
a block of reconfigurable logic incorporated on the IC chip;
a multimedia processor hard macro incorporated on the IC chip; and
further comprising at least one functional block selected from the group consisting of:
audio and/or video CODECs for interfacing to external analog multimedia signals;
phase locked loop (PLL) circuitry to reduce skew within various blocks within the IC chip
and to synchronize to off-chip clock circuitry;
a programmable, fast serial interface core;
a programmable CPU interface core;
a programmable memory interface (PMI) core; and
power-down circuitry, in combination with one or more of these additional cores.

28. Multimedia interface, according to claim 3, wherein the multimedia processor block is incorporated as a hard macro.